Analysis and simulation of an out-of-order execution model in vector multiprocessor systems

DOI10.1016/S0167-8191(97)00095-1MaRDI QIDQ1127444zbMATH OpenFDO

Authors M.-Tahar Kechadi, J.-Luc Dekeyser

Publication date 13 August 1998

Published in Parallel Computing (Search for Journal in Brave)

zbMATH Keywords

memory access conflictsout-of-order execution modelparallel memoriesvector multiprocessor systems

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Memory conflict resolution in vector supercomputers
• On memory contention problems in vector multiprocessors
• On the effective bandwidth of interleaved memories in vector processor systems
• The impact of memory organization on the performance of matrix calculations
• Conflict-free access for streams in multimodule memories

Cited in

(4)

• On memory contention problems in vector multiprocessors
• ARB: a hardware mechanism for dynamic reordering of memory references
• An exploration of instruction fetch requirement in out-of-order superscalar processors
• Memory conflict resolution in vector supercomputers

This page was built for publication: Analysis and simulation of an out-of-order execution model in vector multiprocessor systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1127444)