Prelayout timing analysis of cell-based VLSI designs

DOI10.1016/0010-4485(92)90063-GMaRDI QIDQ1195301zbMATH OpenFDO

Authors S. Sutanthavibul, Habib Youssef, E. Shragowitz

Publication date 26 October 1992

Published in CAD. Computer-Aided Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0010-4485(92)90063-G

Mathematics Subject Classification ID

Computer science (68-XX)

This page was built for publication: Prelayout timing analysis of cell-based VLSI designs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1195301)