Modeling the backoff strategies of access to shared-memory multiprocessors

MaRDI QIDQ1287402zbMATH OpenFDO

Authors L. B. Boguslavskij, A. I. Lyakhov, K. C. Sevcik

Publication date 15 September 1999

Published in Automation and Remote Control (Search for Journal in Brave)

zbMATH Keywords

multiprocessor hierarchical architecture

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Performance model for a prioritized multiple-bus multiprocessor system
• Modèles analytiques approximatifs d'un phénomène de blocage systématique dans une architecture multiprocesseur matricielle
• Multiprocessor shared memory access and rewards
• Buffered banks in multiprocessor systems
• Analysis of practical backoff protocols for contention resolution with multiple servers

Cited in

(4)

• Modeling of priorityless processing in an interleaved memory with a perfectly informed processor
• Multiprocessor shared memory access and rewards
• Search for optimal strategies for accessing the set of critical resources of multiprocessor systems
• Modèles analytiques approximatifs d'un phénomène de blocage systématique dans une architecture multiprocesseur matricielle

This page was built for publication: Modeling the backoff strategies of access to shared-memory multiprocessors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1287402)