Embedding hypercubes and related networks into mesh-connected processor arrays
From MaRDI portal
(Redirected from Publication:1345656)
Recommendations
Cited in
(12)- scientific article; zbMATH DE number 4147467 (Why is no real title available?)
- scientific article; zbMATH DE number 3917694 (Why is no real title available?)
- Hypercube emulation of interconnection networks topologies
- Time and work optimal simulation of basic reconfigurable meshes on hypercubes
- Work-preserving emulations of shuffle-exchange networks: An analysis of the complex plane diagram
- The congestion of generalized cube communication pattern in linear array network
- scientific article; zbMATH DE number 1760010 (Why is no real title available?)
- An asymptotic relation between the wirelength of an embedding and the Wiener index
- scientific article; zbMATH DE number 3943048 (Why is no real title available?)
- On the reconfigurability of embedded loops on hypercubes and its application
- An alternative mapping of 3-D space onto processor arrays
- Compressing cube-connected cycles and butterfly networks
This page was built for publication: Embedding hypercubes and related networks into mesh-connected processor arrays
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1345656)