Debugging hardware designs using a value-based model

DOI10.1023/A:1012821511498zbMATH Open1057.68569OpenAlexW1500807015MaRDI QIDQ1395643FDOQ1395643

Franz Wotawa

Publication date: 1 July 2003

Published in: Applied Intelligence (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1012821511498

Recommendations

• Model-based diagnosis of hardware designs
• Debugging VHDL designs: Introducing multiple models and first empirical results
• scientific article; zbMATH DE number 2043416
• scientific article; zbMATH DE number 1708082
• On the automatic HDL bug identification

zbMATH Keywords

software debuggingmodel-based reasoningdebugging of hardware designs

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Computer system organization (68M99)

Cited In (5)

• Automated debugging based on a constraint model of the program and a test case
• Debugging VHDL designs: Introducing multiple models and first empirical results
• Model-based diagnosis of hardware designs
• Title not available (Why is that?)
• Title not available (Why is that?)

This page was built for publication: Debugging hardware designs using a value-based model

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1395643)