A framework for high level estimations of signal processing VLSI implementations

DOI10.1023/A:1008191708726MaRDI QIDQ1584056zbMATH OpenFDO

Authors D. Chillet, O. Sentieys, Jean-Philippe Diguet

Publication date 6 February 2001

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

zbMATH Keywords

VLSI circuitsdigital signal processing

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• scientific article; zbMATH DE number 1095716
• scientific article; zbMATH DE number 4010373
• Publication:4888823
• VLSI synthesis of DSP kernels. Algorithmic and architectural transformations
• scientific article; zbMATH DE number 41773

This page was built for publication: A framework for high level estimations of signal processing VLSI implementations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1584056)