A systolic array realization of the adaptive decision feedback equalizer.

DOI10.1016/S0165-1684(00)00145-6zbMATH Open1098.94520MaRDI QIDQ1589543FDOQ1589543

Authors: Mrityunjoy Chakraborty, Suraiya Pervin 

Publication date: 12 December 2000

Published in: Signal Processing (Search for Journal in Brave)

Recommendations

• scientific article; zbMATH DE number 4037717
• An efficient VLSI architecture for computing decision feedback equalizer coefficients from the channel state information
• The Design of Optimal Systolic Arrays
• Highly parallel multichannel LS algorithms and application to decision-feedback equalizers
• scientific article; zbMATH DE number 3896291

zbMATH Keywords

Systolic arrayDelayed LMS algorithmZ-graph

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Cited In (2)

• Title not available (Why is that?)
• Pipelining the adaptive decision feedback equalizer with zero latency

This page was built for publication: A systolic array realization of the adaptive decision feedback equalizer.

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1589543)