A Cost-effective design for MPEG-2 audio decoder with embedded RISC core

DOI10.1023/A:1012291732280zbMATH Open0996.68581OpenAlexW1944919036MaRDI QIDQ1597571FDOQ1597571

Authors: Tsung-Han Tsai, Ren-Jr Wu, Liang-Gee Chen 

Publication date: 30 May 2002

Published in: Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1012291732280

Recommendations

• MPEG-2 AAC 5. 1-channel decoder software for a low-power embedded RISC microprocessor
• VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements
• Comparison of the VLSI cost/performance properties of two Reed–Solomon decoding algorithms
• scientific article; zbMATH DE number 1862258
• G729 voice decoder design

zbMATH Keywords

MPEG-2 audio decoding algorithms

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Computer system organization (68M99)

Cited In (1)

• G729 voice decoder design

This page was built for publication: A Cost-effective design for MPEG-2 audio decoder with embedded RISC core

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1597571)