On-line error detection and fast recover techniques for dependable embedded processors

DOI10.1007/3-540-45858-1MaRDI QIDQ1597770zbMATH OpenOpenAlexFDO

Authors Matthias Pflanz

Publication date 2 June 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-45858-1

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Reliability, testing and fault tolerance of networks and computer systems (68M15) Computing methodologies and applications (68U99)

Recommendations

• Utilization of on-line (concurrent) checkers during built-in self-test and vice versa
• Approach for implementing fault tolerant systolic arrays
• On-line testing for VLSI: state of the art and trends
• scientific article; zbMATH DE number 1734135
• Safety assurance via on-line monitoring

Cited in

(2)

• Utilization of on-line (concurrent) checkers during built-in self-test and vice versa
• A generic dual core architecture with error containment

This page was built for publication: On-line error detection and fast recover techniques for dependable embedded processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1597770)