Boolean approaches to graph embeddings related to VLSI
From MaRDI portal
Publication:1609705
Recommendations
Cites work
- scientific article; zbMATH DE number 951476 (Why is no real title available?)
- scientific article; zbMATH DE number 279581 (Why is no real title available?)
- A graph partition problem
- A linear algorithm for 2-bend embeddings of planar graphs in the two-dimensional grid
- At most single-bend embeddings of cubic graphs
- Boolean approach to planar embeddings of a graph
- Boolean planarity characterization of graphs
- General theoretical results on rectilinear embeddability of graphs
- On Boolean characterizations of planarity and planar embeddings of graphs
- Optimally extending bistandard graphs on the orthogonal grid (extended abstract)
- Some combinatorial optimization problems arising from VLSI circuit design
- Theoretical results on at most 1-bend embeddability of graphs
Cited in
(3)
This page was built for publication: Boolean approaches to graph embeddings related to VLSI
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1609705)