Performance evaluation of FPGA-controlled DSTATCOM for load compensation

From MaRDI portal
Publication:1639416

DOI10.1007/S13369-015-1878-4zbMATH Open1391.94262OpenAlexW2218192409MaRDI QIDQ1639416FDOQ1639416


Authors: Venkatraman Kandadai, Moorthi Sridharan, Selvan Manickavasagam Parvathy, Raja Pitchaimuthu, Deepa Kurup Edit this on Wikidata


Publication date: 12 June 2018

Published in: Arabian Journal for Science and Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s13369-015-1878-4




Recommendations





Cited In (6)

Uses Software





This page was built for publication: Performance evaluation of FPGA-controlled DSTATCOM for load compensation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1639416)