A probabilistic spatial distribution model for wire faults in parallel network-on-chip links

DOI10.1155/2015/410172zbMATH Open1394.68044OpenAlexW1978126100WikidataQ59118505 ScholiaQ59118505MaRDI QIDQ1665614FDOQ1665614

Authors: Arseniy Vitkovskiy, Paul Christodoulides, Vassos Soteriou 

Publication date: 27 August 2018

Published in: Mathematical Problems in Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1155/2015/410172

Recommendations

• Fault-aware communication mapping for noCs with guaranteed latency
• Performance Modeling of a Fully Adaptive and Fault-Tolerant Wormhole Switching Strategy in 2-D Mesh
• Fault tolerance analysis of mesh networks with uniform versus nonuniform node failure probability
• Designing reliable and efficient networks on chips
• The Chip Is the Network: Toward a Science of Network-on-Chip Design

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15)

Cites Work

• Title not available (Why is that?)
• The art of computer programming. Volume 4A. Combinatorial algorithms. Part 1.
• On Burnside's Problem
• A time-varying complex dynamical network model and its controlled synchronization criteria
• Pinning adaptive synchronization of a general complex dynamical network
• Characterizing the Synchronizability of Small-World Dynamical Networks
• A stochastic finite element method for fatigue reliability analysis of gear teeth subjected to bending
• Title not available (Why is that?)
• Splitting necklaces
• Reconstructing Odd Necklaces

Cited In (2)

• Fault-aware communication mapping for noCs with guaranteed latency
• Necklaces and bracelets in R

This page was built for publication: A probabilistic spatial distribution model for wire faults in parallel network-on-chip links

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1665614)