A probabilistic spatial distribution model for wire faults in parallel network-on-chip links

DOI10.1155/2015/410172MaRDI QIDQ1665614zbMATH OpenOpenAlexWikidataFDO

Authors Arseniy Vitkovskiy, Paul Christodoulides, Vassos Soteriou

Publication date 27 August 2018

Published in Mathematical Problems in Engineering (Search for Journal in Brave)

Copyright license Creative Commons Attribution 3.0 Unported

Full work available at URL https://doi.org/10.1155/2015/410172

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15)

Recommendations

• Fault-aware communication mapping for noCs with guaranteed latency
• Performance Modeling of a Fully Adaptive and Fault-Tolerant Wormhole Switching Strategy in 2-D Mesh
• Fault tolerance analysis of mesh networks with uniform versus nonuniform node failure probability
• Designing reliable and efficient networks on chips
• The Chip Is the Network: Toward a Science of Network-on-Chip Design

Cites work

• scientific article; zbMATH DE number 3150484 (Why is no real title available?)
• scientific article; zbMATH DE number 3898622 (Why is no real title available?)
• A stochastic finite element method for fatigue reliability analysis of gear teeth subjected to bending
• A time-varying complex dynamical network model and its controlled synchronization criteria
• Characterizing the Synchronizability of Small-World Dynamical Networks
• On Burnside's Problem
• Pinning adaptive synchronization of a general complex dynamical network
• Reconstructing Odd Necklaces
• Splitting necklaces
• The art of computer programming. Volume 4A. Combinatorial algorithms. Part 1.

Cited in

(2)

• Fault-aware communication mapping for noCs with guaranteed latency
• Necklaces and bracelets in R

This page was built for publication: A probabilistic spatial distribution model for wire faults in parallel network-on-chip links

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1665614)