Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis

DOI10.1007/s10773-018-3806-3zbMath1412.81086OpenAlexW2809742261WikidataQ129631185 ScholiaQ129631185MaRDI QIDQ1740919

Shahjahan Wani, G. Mohiuddin Bhat, Ali Newaz Bahar, Vipan Kakkar, Firdous Ahmad, Suhaib Ahmed

Publication date: 3 May 2019

Published in: International Journal of Theoretical Physics (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s10773-018-3806-3

zbMATH Keywords

QCAnanotechnologyenergy estimationquantum cellsreversible gate\(3 \times 3\)-NRGfull adder-subtractormodified Feynman gate

Mathematics Subject Classification ID

Point estimation (62F10) Quantum computation (81P68) Quantum algorithms and complexity in the theory of computing (68Q12) Statistical mechanics of nanostructures and nanoparticles (82D80) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (1)

Design of quantum dot cellular automata based fault tolerant convolution encoders for secure nanocomputing

Uses Software

• QCAPro

Cites Work

• Implementing a one-bit reversible full adder using quantum-dot cellular automata
• Modular adder designs using optimal reversible and fault tolerant gates in field-coupled QCA nanocomputing
• Irreversibility and Heat Generation in the Computing Process
• Logical Reversibility of Computation

This page was built for publication: Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis