Cell-level/call-level ATM switch simulator

DOI10.1023/A:1019153803552zbMATH Open1077.68513OpenAlexW1513367185MaRDI QIDQ1854871FDOQ1854871

Authors: Jeong Won Heo, Sung Hyuk Byun, Ju-Yong Lee, Dan Keun Sung, Soo Jong Lee 

Publication date: 2000

Published in: Telecommunication Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1019153803552

Recommendations

• Efficient simulation of QoS in ATM switches using connection traffic descriptors
• A Simulation Methodology to Study Input Buffering in ATM Switches
• ATM simulation with CLASS
• A hybrid technique for accelerated simulation of ATM networks and network elements
• An architecture of scalable ATM switching system and its performance

zbMATH Keywords

ATM switching system

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10)

Cited In (1)

• An architecture of scalable ATM switching system and its performance

This page was built for publication: Cell-level/call-level ATM switch simulator

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1854871)