An efficient bit-serial FIR filter architecture

DOI10.1007/BF01213960zbMath0836.93040OpenAlexW2011297197MaRDI QIDQ1902515

Yong Ching Lim, Joseph B. Evans, Bede Liu

Publication date: 22 November 1995

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf01213960

zbMATH Keywords

implementationhigh order FIR filters

Mathematics Subject Classification ID

Control/observation systems involving computers (process control, etc.) (93C83) Digital control/observation systems (93C62)

Cites Work

• Unnamed Item
• Bit-Sequential Arithmetic for Parallel Processors
• Design of cascade form FIR filters with discrete valued coefficients

This page was built for publication: An efficient bit-serial FIR filter architecture