FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization

DOI10.1016/J.NEUNET.2008.06.018zbMATH Open1254.68243DBLPjournals/nn/GrossiP08OpenAlexW2062148972WikidataQ51571783 ScholiaQ51571783MaRDI QIDQ1932035FDOQ1932035

Authors: Giuliano Grossi, Federico Pedersini 

Publication date: 17 January 2013

Published in: Neural Networks (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.neunet.2008.06.018

Recommendations

• scientific article; zbMATH DE number 1886437
• Stochastic bitstream-based CNN and its implementation on FPGA
• FPGA neural network implementation for real time control
• scientific article; zbMATH DE number 2084727
• A neural algorithm for the maximum clique problem: Analysis, experiments, and circuit implementation

zbMATH Keywords

optimizationstochastic modelFPGApseudo-Boolean functions

Mathematics Subject Classification ID

Problem solving in the context of artificial intelligence (heuristics, search strategies, etc.) (68T20) Probability in computer science (algorithm analysis, random structures, phase transitions, etc.) (68Q87) Computational difficulty of problems (lower bounds, completeness, difficulty of approximation, etc.) (68Q17)

Cites Work

• Optimization by simulated annealing
• Title not available (Why is that?)
• Optimization, approximation, and complexity classes
• Title not available (Why is that?)
• Title not available (Why is that?)
• Time-Dependent Statistics of the Ising Model
• Pseudo-Boolean optimization
• `` Strong NP-Completeness Results
• Title not available (Why is that?)

Cited In (3)

• Stochastic bitstream-based CNN and its implementation on FPGA
• A FPGA-based accelerated architecture for the continuous GRASP
• A neural network accelerated optimization method for FPGA

This page was built for publication: FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1932035)