A new class of depth-size optimal parallel prefix circuits

DOI10.1023/A:1008147229964zbMath0941.68164OpenAlexW1491452386MaRDI QIDQ1964344

Yen-Chun Lin, Chao-Cheng Shih

Publication date: 3 August 2000

Published in: The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1008147229964

zbMATH Keywords

VLSI implementationcombinational circuitsprefix problem

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

This page was built for publication: A new class of depth-size optimal parallel prefix circuits