An efficient topology-based algorithm for transient analysis of power grid

From MaRDI portal
Publication:1990352

DOI10.1007/978-3-319-22180-9_65zbMATH Open1398.68043arXiv1409.7166OpenAlexW1720438226MaRDI QIDQ1990352FDOQ1990352

Lorenzo Azevedo, Lan Yang, Jim Jing-Yan Wang, Jingbin Wang

Publication date: 25 October 2018

Abstract: In the design flow of integrated circuits, chip-level verification is an important step that sanity checks the performance is as expected. Power grid verification is one of the most expensive and time-consuming steps of chip-level verification, due to its extremely large size. Efficient power grid analysis technology is highly demanded as it saves computing resources and enables faster iteration. In this paper, a topology-base power grid transient analysis algorithm is proposed. Nodal analysis is adopted to analyze the topology which is mathematically equivalent to iteratively solving a positive semi-definite linear equation. The convergence of the method is proved.


Full work available at URL: https://arxiv.org/abs/1409.7166






Cited In (2)






This page was built for publication: An efficient topology-based algorithm for transient analysis of power grid

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1990352)