An optimized design of serial-input-serial-output (SISO) and parallel-input-parallel-output (PIPO) shift registers based on quantum dot cellular automata nanotechnology
From MaRDI portal
Publication:2010994
Recommendations
- Towards multilayer QCA SISO shift register based on efficient D-FF circuits
- Fault-tolerant design of a shift register at the nanoscale based on quantum-dot cellular automata
- Toward efficient design of flip-flops in quantum-dot cellular automata with power dissipation analysis
- Novel D latches and D flip-flops with set and reset ability in QCA nanotechnology using minimum cells and area
- An optimized three-level design of decoder based on nanoscale quantum-dot cellular automata
Cites work
Cited in
(4)- Fault-tolerant design of a shift register at the nanoscale based on quantum-dot cellular automata
- A SISO Register Circuit Tailored for Input Data with Low Transition Probability
- Novel D latches and D flip-flops with set and reset ability in QCA nanotechnology using minimum cells and area
- Towards multilayer QCA SISO shift register based on efficient D-FF circuits
This page was built for publication: An optimized design of serial-input-serial-output (SISO) and parallel-input-parallel-output (PIPO) shift registers based on quantum dot cellular automata nanotechnology
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2010994)