Transient and steady-state performance modeling of parallel processors

DOI10.1016/S0307-904X(98)10062-8MaRDI QIDQ2284147zbMATHOpenAlexFDO

Authors Marlin H. Mickle

Publication date 14 January 2020

Published in Applied Mathematical Modelling (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0307-904x(98)10062-8

zbMATH Keywords

parallel processingmemory contentionperformance modelingassembly languagecache memoryinstruction set architecture

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 800569
• Realistic parallel performance estimation
• MODELING METHODOLOGY FOR PERFORMANCE EVALUATION OF PARALLEL ARCHITECTURES A CASE STUDY, LCAP
• Performance evaluation of the IMPS multiprocessor system
• scientific article; zbMATH DE number 3917674

Cited in

(7)

• Analysis of Initial Transient Deletion for Parallel Steady-State Simulations
• scientific article; zbMATH DE number 1574486 (Why is no real title available?)
• Transient solution of a two-processor heterogeneous system
• The Science of Computer Benchmarking
• Piecewise linear models of processor utilization
• scientific article; zbMATH DE number 4191378 (Why is no real title available?)
• \(f_{1/2}:\) A parameter to characterize memory and communication bottlenecks

This page was built for publication: Transient and steady-state performance modeling of parallel processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2284147)