Compaction of test response at self-testing in the programmable logic matrices

DOI10.1134/S0005117913020082MaRDI QIDQ2392441zbMATHOpenAlexFDO

Authors G. P. Aksenova

Publication date 1 August 2013

Published in Automation and Remote Control (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1134/s0005117913020082

zbMATH Keywords

programmable logic matrixamount of self-testing hardwarecontrollable architecturemod 2 convolution schemes

Mathematics Subject Classification ID

Control/observation systems governed by functional relations other than differential equations (such as hybrid and switching systems) (93C30) Application models in control theory (93C95)

Recommendations

• Response compaction for system-on-a-chip based on advanced convolutional codes
• Ensuring the complete testability of programmable logic matrices
• Programmable BIST space compactors
• Self-testing automaton networks: their design in programmable logical matrices
• Construction of short complete test sets for programmable logic arrays

Cites work

• The method of parallel-sequential built-in self-testing in integrated circuits of the type sFPGAs

Cited in

(4)

• Programmable BIST space compactors
• scientific article; zbMATH DE number 4181295 (Why is no real title available?)
• Response compaction for system-on-a-chip based on advanced convolutional codes
• Self-testing automaton networks: their design in programmable logical matrices

This page was built for publication: Compaction of test response at self-testing in the programmable logic matrices

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2392441)