Specific optimization features in a C compiler for DSPs

DOI10.1134/S0361768806010038zbMATH Open1103.68458WikidataQ121850710 ScholiaQ121850710MaRDI QIDQ2432989FDOQ2432989

Authors: V. V. Rubanov, A. I. Grinevich, D. A. Markovtsev 

Publication date: 26 October 2006

Published in: Programming and Computer Software (Search for Journal in Brave)

Recommendations

• A compiler-friendly RISC-based digital signal processor synthesis and performance evaluation
• scientific article; zbMATH DE number 1693489
• scientific article; zbMATH DE number 1956472
• scientific article; zbMATH DE number 2017364
• scientific article; zbMATH DE number 1548492

zbMATH Keywords

digital signal processors

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20)

Cites Work

• Title not available (Why is that?)
• Retargetable compiler technology for embedded systems. Tools and applications
• Title not available (Why is that?)

Cited In (5)

• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Software pipelining of loops by the method of modulo scheduling
• Title not available (Why is that?)

This page was built for publication: Specific optimization features in a C compiler for DSPs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2432989)