A novel design of 8-bit adder/subtractor by quantum-dot cellular automata

DOI10.1016/j.jcss.2014.04.012zbMath1311.68092MaRDI QIDQ2453560

Reza Sabbaghi-Nadooshan, Keivan Navi, Moein Kianpour

Publication date: 10 June 2014

Published in: Journal of Computer and System Sciences (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jcss.2014.04.012

zbMATH Keywords

adder; quantum-dot cellular automata (QCA); majority gate; subtractor; exclusive OR (XOR) gate

Mathematics Subject Classification ID

68Q80: Cellular automata (computational aspects)

Related Items

Design of low-complexity and high-speed coplanar four-bit ripple carry adder in QCA technology, An optimized three-level design of decoder based on nanoscale quantum-dot cellular automata, Designing nanoscale counter using reversible gate based on quantum-dot cellular automata, A three-layer full adder/subtractor structure in quantum-dot cellular automata, Fault-tolerant design of a shift register at the nanoscale based on quantum-dot cellular automata, A novel adder circuit design in quantum-dot cellular automata technology, A novel full adder/subtractor in quantum-dot cellular automata, Robust coplanar full adder based on novel inverter in quantum cellular automata, A coplanar XOR using NAND-NOR-inverter and five-input majority voter in quantum-dot cellular automata technology, A power-efficient single layer full adder design in field-coupled QCA nanocomputing, Fast quantum-dot cellular automata adder/subtractor using novel fault tolerant exclusive-or gate and full adder

Cites Work

• Intrinsically universal \(n\)-dimensional quantum cellular automata
• Irreversibility and Heat Generation in the Computing Process
• Adder and Multiplier Design in Quantum-Dot Cellular Automata
• Logical Reversibility of Computation