An astatic phase-locked system for digital signal processors: circuit design and stability

DOI10.1007/S10513-005-0064-7MaRDI QIDQ2487550zbMATH OpenOpenAlexFDO

Authors S. M. Seledzhi, G. A. Leonov

Publication date 8 August 2005

Published in Automation and Remote Control (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s10513-005-0064-7

zbMATH Keywords

block-circuits of phase-locked systems

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Recommendations

• STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS
• Global stability of discrete phase-locked loops
• scientific article; zbMATH DE number 2047428
• Theory of the non-linear analog phase locked loop.
• scientific article; zbMATH DE number 3863640

Cites work

• scientific article; zbMATH DE number 1026592 (Why is no real title available?)
• scientific article; zbMATH DE number 201039 (Why is no real title available?)
• Frequency-Domain Methods for Nonlinear Analysis: Theory and Applications
• Mathematical problems of control theory. An introduction
• The global stability of two-dimensional systems for controlling angular orientation

Cited in

(7)

• PLL-based digital control with Åstrom-Hägglund tuning
• scientific article; zbMATH DE number 2047428 (Why is no real title available?)
• Implementation and stability study of phase-locked-loop nonlinear dynamic measurement systems
• Global stability of discrete phase-locked loops
• Mathematical models of phase syncronization systems with quadrature and phase-quadrature units
• Analysis and synthesis of controlled delay lines
• STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS

This page was built for publication: An astatic phase-locked system for digital signal processors: circuit design and stability

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2487550)