Rigorously modeling self-stabilizing fault-tolerant circuits: an ultra-robust clocking scheme for systems-on-chip
From MaRDI portal
Publication:2637656
Recommendations
- Reconciling fault-tolerant distributed computing and systems-on-chip
- Fault-tolerant algorithms for tick-generation in asynchronous logic: robust pulse generation
- Automatic synthesis of self-recovering VLSI systems
- scientific article; zbMATH DE number 7075887
- Design and Verification of Fault-Tolerant Components
Cites work
- scientific article; zbMATH DE number 2061537 (Why is no real title available?)
- Booting clock synchronization in partially synchronous systems with hybrid process and link failures
- Delay-insensitive codes - an overview
- Easy impossibility proofs for distributed consensus problems
- Fault-tolerant algorithms for tick-generation in asynchronous logic: robust pulse generation
- General theory of metastable operation
- Logic Synthesis for Asynchronous Controllers and Interfaces
- Newtonian arbiters cannot be proven correct
- On the possibility and impossibility of achieving clock synchronization
- Reaching Agreement in the Presence of Faults
- Reconciling fault-tolerant distributed computing and systems-on-chip
- Self-stabilizing Byzantine agreement
- Self-stabilizing clock synchronization in the presence of Byzantine faults
- Self-stabilizing systems in spite of distributed control
- The Byzantine generals strike again
Cited in
(10)- HEX: scaling honeycombs is easier than scaling clock trees
- Approximate evaluation of the efficiency of synchronous and self-timed methodologies in problems of designing failure-tolerant computing and control systems
- Facilitating the design of fault tolerance in transaction level SystemC programs
- Automatic synthesis of self-recovering VLSI systems
- Reconciling fault-tolerant distributed computing and systems-on-chip
- Self-stabilizing Byzantine clock synchronization with optimal precision
- Fire!
- On specifications and proofs of timed circuits
- A predictive synchronizer for periodic clock domains
- Fault-tolerant algorithms for tick-generation in asynchronous logic: robust pulse generation
This page was built for publication: Rigorously modeling self-stabilizing fault-tolerant circuits: an ultra-robust clocking scheme for systems-on-chip
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2637656)