Memory controllers for mixed-time-criticality systems. Architectures, methodologies and trade-offs

DOI10.1007/978-3-319-32094-6MaRDI QIDQ2808229zbMATHOpenAlexFDO

Authors Sven Goossens, Karthik Chandrasekar, Benny Akesson, Kees Goossens

Publication date 20 May 2016

Published in Embedded Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-32094-6

Mathematics Subject Classification ID

Research exposition (monographs, survey articles) pertaining to computer science (68-02) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Reliability, testing and fault tolerance of networks and computer systems (68M15) Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 1233793
• scientific article; zbMATH DE number 5049786
• A MILP approach to DRAM access worst-case analysis
• Techniques for building timing-predictable embedded systems
• Control and Scheduling Codesign

Cited in

(2)

• scientific article; zbMATH DE number 219684 (Why is no real title available?)
• A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems

This page was built for publication: Memory controllers for mixed-time-criticality systems. Architectures, methodologies and trade-offs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2808229)