Compact grid layouts of multi-level networks

DOI10.1145/301250.301372zbMath1345.68015OpenAlexW2061789883MaRDI QIDQ2819578

No author found.

Publication date: 29 September 2016

Published in: Proceedings of the thirty-first annual ACM symposium on Theory of Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1145/301250.301372

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Mathematical problems of computer architecture (68M07)

Related Items (3)

Area efficient layouts of the Batcher sorting networks ⋮ VLSI layout of Benes networks ⋮ Nearly optimal three dimensional layout of hypercube networks

This page was built for publication: Compact grid layouts of multi-level networks