Research on EPGA based evolvable hardware chips for solving super-high dimensional equations group

zbMATH Open1279.65048MaRDI QIDQ2865337FDOQ2865337

Kangshun Li, Zhaolu Guo, Zhangxin Chen, Baoshan Ge

Publication date: 29 November 2013

Published in: International Journal of Numerical Analysis and Modeling (Search for Journal in Brave)

Full work available at URL: http://www.math.ualberta.ca/ijnam/Volume9.htm

zbMATH Keywords

systolic arrayevolvable hardwarehardware/software codesignfield programmable genetic algorithmsuper-high dimensional equations group

Mathematics Subject Classification ID

Free boundary problems for PDEs (35R35) Variational inequalities (49J40) Stopping times; optimal stopping problems; gambling theory (60G40) Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.) (68N30)

   Recommendations

• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎
• A hardware implementation of a genetic programming system using FPGAs and Handel-C 👍 👎
• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎

This page was built for publication: Research on EPGA based evolvable hardware chips for solving super-high dimensional equations group

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2865337)