Analytical Fault Tolerance Assessment and Metrics for TSV-Based 3D Network-on-Chip
From MaRDI portal
Publication:2985748
DOI10.1109/TC.2015.2401016zbMath1360.94489OpenAlexW1952931066MaRDI QIDQ2985748
Ashkan Eghbal, Nader Bagherzadeh, Misagh Khayambashi, Pooria M. Yaghini
Publication date: 16 May 2017
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.2015.2401016