One-dimensional logic gate assignment and interval graphs

From MaRDI portal
Publication:3050329

DOI10.1109/TCS.1979.1084695zbMath0414.94052OpenAlexW2089651609WikidataQ59445248 ScholiaQ59445248MaRDI QIDQ3050329

Ernest S. Kuh, Toshinobu Kashiwabara, Toshio Fujisawa, Tatsuo Ohtsuki, Hajimu Mori

Publication date: 1979

Published in: IEEE Transactions on Circuits and Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcs.1979.1084695



Related Items