Hardware Implementation of Chaos Based Cipher: Design of Embedded Systems for Security Applications

DOI10.1007/978-3-642-20542-2_9zbMATH Open1221.68040OpenAlexW2236495566WikidataQ57831835 ScholiaQ57831835MaRDI QIDQ3090974FDOQ3090974

Authors: Camel Tanougast 

Publication date: 7 September 2011

Published in: Studies in Computational Intelligence (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-642-20542-2_9

Recommendations

• Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic
• Enhanced design and hardware implementation of a chaos-based block cipher for image protection
• scientific article; zbMATH DE number 1983222
• An FPGA real-time implementation of the Chen's chaotic system for securing chaotic communications
• Secure chaotic system with application to chaotic ciphers

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60) Multistep, Runge-Kutta and extrapolation methods for ordinary differential equations (65L06) Network design and communication in computer systems (68M10)

Cited In (3)

• A new DNA coding and hyperchaotic system based asymmetric image encryption algorithm
• Designing network encryption machine based on Henon chaotic key algorithm
• Implementing a chaotic cryptosystem in a 64-bit embedded system by using multiple-precision arithmetic

This page was built for publication: Hardware Implementation of Chaos Based Cipher: Design of Embedded Systems for Security Applications

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3090974)