scientific article; zbMATH DE number 4174847

MaRDI QIDQ3199346zbMATH OpenFDO

Authors Manfred Koebe, Jens Knöchel

Publication date 1990

zbMATH Keywords

minimum feedback arc set problemalignment of blockshierarchical designinglayout of VLSI circuits

Mathematics Subject Classification ID

Applications of graph theory to circuits and networks (94C15) Applications of design theory to circuits and networks (94C30)

Recommendations

• Balanced block spacing for VLSI layout
• scientific article; zbMATH DE number 956793
• scientific article; zbMATH DE number 49142
• A logic-topological calculus for the construction of integrated circuits. II.
• Solving VLSI physical design problems on a vector machine

Cited in

(6)

• Balanced block spacing for VLSI layout
• A strategy of matching blocks at multi-levels
• Hybridizing simulated annealing with variable neighborhood search for bipartite graph crossing minimization
• On the carrier of blocks
• scientific article; zbMATH DE number 2113993 (Why is no real title available?)
• scientific article; zbMATH DE number 946301 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3199346)