Maximum density of quantum information in a scalable CMOS implementation of the hybrid qubit architecture

From MaRDI portal
Publication:332003

DOI10.1007/S11128-016-1282-3zbMATH Open1348.81178arXiv1406.1425OpenAlexW1599848059MaRDI QIDQ332003FDOQ332003

Enrico Prati, Elena Ferraro, Marco Fanciulli, Marco De Michielis, Davide Rotta

Publication date: 27 October 2016

Published in: Quantum Information Processing (Search for Journal in Brave)

Abstract: Scalability from single qubit operations to multi-qubit circuits for quantum information processing requires architecture-specific implementations. Semiconductor hybrid qubit architecture is a suitable candidate to realize large scale quantum information processing, as it combines a universal set of logic gates with fast and all-electrical manipulation of qubits. We propose an implementation of hybrid qubits, based on Si Metal-Oxide-Semiconductor (MOS) quantum dots, compatible with the CMOS industrial technologic standards. We discuss the realization of multi-qubit circuits capable of fault-tolerant computation and quantum error correction, by evaluating the time and space resources needed for their implementation. As a result, the maximum density of quantum information is extracted from a circuit including 8 logical qubits encoded by the 7,1,3 Steane code. The corresponding surface density of logical qubits is 2.6 Mqubit/cm2.


Full work available at URL: https://arxiv.org/abs/1406.1425





Cites Work


Cited In (2)






This page was built for publication: Maximum density of quantum information in a scalable CMOS implementation of the hybrid qubit architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q332003)