Mathematical Research Data Initiative
Main page
Recent changes
Random page
SPARQL
MaRDI@GitHub
New item
Special pages
In other projects
MaRDI portal item
Discussion
View source
View history
English
Log in

A graph-theoretic approach to the IC layout resizing problem

From MaRDI portal
Publication:3365340
Jump to:navigation, search

DOI10.1109/TCS.1980.1084830zbMATH Open0431.94059OpenAlexW1976591056MaRDI QIDQ3365340FDOQ3365340


Authors: Yen-Son Huang, Shu Park Chan Edit this on Wikidata


Publication date: 1980

Published in: IEEE Transactions on Circuits and Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcs.1980.1084830




Recommendations

  • A logic-topological calculus for the construction of integrated circuits. II.
  • scientific article; zbMATH DE number 49142
  • scientific article; zbMATH DE number 956793
  • scientific article; zbMATH DE number 3950392
  • scientific article; zbMATH DE number 3852448


Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)



Cited In (4)

  • Efficient cell-based migration of VLSI layout
  • An assignment algorithm with applications to integrated circuit layout
  • A framework for solving VLSI graph layout problems
  • Title not available (Why is that?)





This page was built for publication: A graph-theoretic approach to the IC layout resizing problem

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3365340)

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:3365340&oldid=16624273"
Tools
What links here
Related changes
Printable version
Permanent link
Page information
This page was last edited on 4 February 2024, at 15:20. Warning: Page may not contain recent updates.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki