A graph-theoretic approach to the IC layout resizing problem

DOI10.1109/TCS.1980.1084830MaRDI QIDQ3365340zbMATH OpenOpenAlexFDO

Authors Yen-Son Huang, Shu Park Chan

Publication date 1980

Published in IEEE Transactions on Circuits and Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcs.1980.1084830

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Recommendations

• A logic-topological calculus for the construction of integrated circuits. II.
• scientific article; zbMATH DE number 49142
• scientific article; zbMATH DE number 956793
• scientific article; zbMATH DE number 3950392
• scientific article; zbMATH DE number 3852448

Cited in

(4)

• Efficient cell-based migration of VLSI layout
• An assignment algorithm with applications to integrated circuit layout
• A framework for solving VLSI graph layout problems
• scientific article; zbMATH DE number 88981 (Why is no real title available?)

This page was built for publication: A graph-theoretic approach to the IC layout resizing problem

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3365340)