A purely map procedure for two-level multiple-output logic minimization

DOI10.1080/00207160601140737zbMath1116.94018OpenAlexW2063088119MaRDI QIDQ3438797

Ali Muhammad Ali Rushdi, Omar Mohammed Ba-Rukab

Publication date: 29 May 2007

Published in: International Journal of Computer Mathematics (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/00207160601140737

zbMATH Keywords

dualityHasse diagramKarnaugh mapmultiple-output minimizationpurely map procedure

Mathematics Subject Classification ID

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Using variable-entered karnaugh maps to solve boolean equations
• Two-Level Multiple-Output Logic Minimization Using A Single Function
• MINI: A Heuristic Approach for Logic Minimization

This page was built for publication: A purely map procedure for two-level multiple-output logic minimization