High-Speed True Random Number Generation with Logic Gates Only
From MaRDI portal
Publication:3525057
DOI10.1007/978-3-540-74735-2_4zbMath1301.65006OpenAlexW1588877666MaRDI QIDQ3525057
Markus Dichtl, Jovan Dj. Golić
Publication date: 16 September 2008
Published in: Cryptographic Hardware and Embedded Systems - CHES 2007 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-540-74735-2_4
Related Items (2)
Survey on hardware implementation of random number generators on FPGA: theory and experimental analyses ⋮ On the security of oscillator-based random number generators
This page was built for publication: High-Speed True Random Number Generation with Logic Gates Only