Debugging design errors by using unsatisfiable cores

MaRDI QIDQ3528927zbMATH OpenFDO

Authors André Sülflow, Goerschwin Fey, Roderick Bloem, Rolf Drechsler

Publication date 17 October 2008

zbMATH Keywords

SAT-based debugging

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15)

Recommendations

• Towards a notion of unsatisfiable cores for LTL
• Faster Extraction of High-Level Minimal Unsatisfiable Cores
• Towards a notion of unsatisfiable and unrealizable cores for LTL
• A Simple and Flexible Way of Computing Small Unsatisfiable Cores in SAT Modulo Theories
• Generalizing Core-Guided Max-SAT

Cited in

(4)

• Supercharging plant configurations using Z3
• Generalizing Core-Guided Max-SAT
• Efficient suspect selection in unreachable state diagnosis
• Explaining counterexamples using causality

This page was built for publication: Debugging design errors by using unsatisfiable cores

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3528927)