scientific article; zbMATH DE number 5708383
From MaRDI portal
Publication:3560897
zbMATH Open1186.68592MaRDI QIDQ3560897FDOQ3560897
Authors: Abhijit Mitra, Harpreet S. Dhillon 
Publication date: 15 May 2010
Title of this publication is not available (Why is that?)
Recommendations
- Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers
- An Algorithm for Multiplication in Modular Arithmetic
- A decimal multiplication algorithm for microcomputers
- Fast binary multiplication by performing dot counting and complement recoding
- New methods for binary multiplication
- scientific article
- Low complexity bit-parallel multipliers for a class of finite fields
- An iterative modular multiplication algorithm
- A fast modular multiplication algorithm
Cited In (6)
- A delay efficient Vedic multiplier
- Title not available (Why is that?)
- Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers
- Run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on FPGA
- High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
- Modified Redundant Representation for Designing Arithmetic Circuits with Small Complexity
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3560897)
