Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures

DOI10.1080/17445760902894647zbMATH Open1206.68077OpenAlexW2025339539WikidataQ57641564 ScholiaQ57641564MaRDI QIDQ3585346FDOQ3585346

Authors: Mohammad Talebi, Fahimeh Jafari, Mohammad Hossien Yaghmaee, A. Khonsari 

Publication date: 19 August 2010

Published in: International Journal of Parallel, Emergent and Distributed Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/17445760902894647

Recommendations

• Best Effort Flow Control in Network-on-Chip
• Optimizing Data Intensive Flows for Networks on Chips
• Using constraint programming for the design of network-on-chip architectures
• Networks-on-Chips
• The Chip Is the Network: Toward a Science of Network-on-Chip Design

zbMATH Keywords

optimisationnetwork-on-chipflow controlproportional fairnessbest effort

Mathematics Subject Classification ID

Computer system organization (68M99)

Cites Work

• Title not available (Why is that?)
• Best Effort Flow Control in Network-on-Chip

Cited In (4)

• Arbiter synthesis approach for SoC multi-processor systems
• Using non-preemptive regions and path modification to improve schedulability of real-time traffic over priority-based NOCs
• Best Effort Flow Control in Network-on-Chip
• Scalable load balancing congestion-aware Network-on-Chip router architecture

This page was built for publication: Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3585346)