Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures

DOI10.1080/17445760902894647MaRDI QIDQ3585346zbMATH OpenOpenAlexWikidataFDO

Authors Mohammad Talebi, Fahimeh Jafari, Mohammad Hossien Yaghmaee, A. Khonsari

Publication date 19 August 2010

Published in International Journal of Parallel, Emergent and Distributed Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/17445760902894647

zbMATH Keywords

best effortflow controlnetwork-on-chipoptimisationproportional fairness

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Best Effort Flow Control in Network-on-Chip
• Optimizing Data Intensive Flows for Networks on Chips
• Using constraint programming for the design of network-on-chip architectures
• Networks-on-Chips
• The Chip Is the Network: Toward a Science of Network-on-Chip Design

Cites work

• Best Effort Flow Control in Network-on-Chip
• scientific article; zbMATH DE number 1818892 (Why is no real title available?)

Cited in

(4)

• Using non-preemptive regions and path modification to improve schedulability of real-time traffic over priority-based NOCs
• Scalable load balancing congestion-aware Network-on-Chip router architecture
• Arbiter synthesis approach for SoC multi-processor systems
• Best Effort Flow Control in Network-on-Chip

This page was built for publication: Proportionally fair flow control mechanism for best effort traffic in network-on-chip architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3585346)