SVtL: System Verification Through Logic Tool Support for Verifying Sliced Hierarchical Statecharts

DOI10.1007/978-3-540-71998-4_9zbMath1196.68144MaRDI QIDQ3591066

Albert Hoogewijs, Sara Van Langenhove

Publication date: 10 September 2007

Published in: Recent Trends in Algebraic Development Techniques (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-540-71998-4_9

Mathematics Subject Classification ID

68Q60: Specification and verification (program logics, model checking, etc.)

Related Items

Next-preserving branching bisimulation