Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor
From MaRDI portal
Publication:3745307
DOI10.1109/TC.1986.1676683zbMath0606.68069MaRDI QIDQ3745307
Publication date: 1986
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
parallel processingcircuit switchingmultistage interconnection networksparallel proceduresconnection conflictsreconfigurable multiprocessors
Graph theory (including graph drawing) in computer science (68R10) Applications of graph theory to circuits and networks (94C15) Theory of operating systems (68N25)