On a Class of Multistage Interconnection Networks
From MaRDI portal
Publication:3888995
DOI10.1109/TC.1980.1675651zbMath0444.94048OpenAlexW2044548351MaRDI QIDQ3888995
Publication date: 1980
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1980.1675651
parallel processingroutingmultistage interconnection networksSIMD machineMIMD machinemulti-processor systemsnetwork configurations
Related Items
A unified theory of interconnection network structure, A Markov model for multibus multiprocessor systems under asynchronous operation, Unnamed Item, A new policy to solve routing conflicts in shuffle-exchange networks, Independent connections: An easy characterization of baseline-equivalent multistage interconnection networks, A graph theoretical approach to equivalence of multistage interconnection networks, The Half Cleaner Lemma: Constructing Efficient Interconnection Networks from Sorting Networks, On the construction of balanced matrices, On metric dimensions of symmetric graphs obtained by rooted product, A block matrix representation of permutation networks, Diagnosing crosstalk faults in a class of dilated blocking optical multistage interconnection networks, Parallel stereocorrelation on a reconfigurable multi-ring network., A theory of decomposition into prime factors of layered interconnection networks, GSE: a full-access multistage interconnection network of arbitrary size, Unnamed Item, Channel graphs of bit permutation networks, Unnamed Item, Analyzing permutation capability of multistage interconnection networks with colored Petri nets, Exploiting colored Petri nets to decide on permutation admissibility, Strict-sense nonblocking conditions for the \(\log_2 N - 1\) multirate switching fabric for the discrete bandwidth model, Nonblocking multirate log 2 (N ,m ,p ) switching networks with multicast connections, Rabin numbers of Butterfly networks, Rearrangeable nonblocking condition for multi-log\(_ 2 N\) multiconnection networks, Fault-tolerant and flexible interconnection of multiple processors
