Three-Dimensional Integrated Circuit Layout

DOI10.1017/CBO9780511666384zbMath0790.68006WikidataQ56453542 ScholiaQ56453542MaRDI QIDQ4001865

Andrew C. Harter

Publication date: 23 January 1993

Full work available at URL: https://doi.org/10.1017/cbo9780511666384

zbMATH Keywords

three-dimensional integrated circuits; topology of circuit layout

Mathematics Subject Classification ID

94C99: Circuits, networks

68W35: Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.)

68-02: Research exposition (monographs, survey articles) pertaining to computer science

Related Items

Low-degree minimum spanning trees