Fault Masking in Combinational Logic Circuits

DOI10.1109/T-C.1975.224249zbMATH Open0301.94039MaRDI QIDQ4055552FDOQ4055552

Authors: Francisco J. O. Dias 

Publication date: 1975

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

This page was built for publication: Fault Masking in Combinational Logic Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4055552)