CMOS implementation of an analogically programmable cellular neural network
From MaRDI portal
Publication:4274624
DOI10.1109/82.222820zbMath0800.94276OpenAlexW2101185616MaRDI QIDQ4274624
G. Masetti, Zs. M. Kovács, S. Graffi, G.-F. Dalla Betta
Publication date: 13 January 1994
Published in: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/82.222820
Related Items
Hole-filler cellular neural network simulation by \(\mathrm{RKGHM}(5,5)\), Compact CMOS implementation of a low-power, current-mode programmable cellular neural network