VLSI implementations of number theoretic techniques in signal processing
From MaRDI portal
Publication:4294512
Recommendations
- scientific article; zbMATH DE number 3880785
- scientific article; zbMATH DE number 992670
- scientific article; zbMATH DE number 795147
- scientific article; zbMATH DE number 3896821
- scientific article; zbMATH DE number 895486
- scientific article; zbMATH DE number 56621
- scientific article; zbMATH DE number 3880786
- scientific article; zbMATH DE number 4010373
- Efficient signal processing on a VLSI array
- scientific article; zbMATH DE number 4102975
Cited in
(5)- Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing—Part II: Multiplication and Algebraic Functions
- VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications
- scientific article; zbMATH DE number 4102975 (Why is no real title available?)
- scientific article; zbMATH DE number 3896821 (Why is no real title available?)
- scientific article; zbMATH DE number 795147 (Why is no real title available?)
This page was built for publication: VLSI implementations of number theoretic techniques in signal processing
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4294512)