scientific article; zbMATH DE number 1129502

MaRDI QIDQ4380579zbMATH OpenFDO

Authors Takahiro Hozumi, Yutaka Hata, Naotake Kamiura, Kazuharu Yamato

Publication date 5 June 2001

zbMATH Keywords

logic synthesismultiple-valued logic circuitsmultiple-valued Min-Max gate model network

Mathematics Subject Classification ID

Learning and adaptive systems in artificial intelligence (68T05) Neural networks for/in biological studies, artificial life and related topics (92B20)

Recommendations

• scientific article; zbMATH DE number 1807542
• Artificial neural networks and logic circuit synthesis
• scientific article; zbMATH DE number 1045476
• Evolutionary strategy for learning multiple-valued logic functions

Cited in

(9)

• Artificial neural networks and logic circuit synthesis
• A multiple-valued logic approach to the design and verification of hardware circuits
• scientific article; zbMATH DE number 3869233 (Why is no real title available?)
• scientific article; zbMATH DE number 1045476 (Why is no real title available?)
• scientific article; zbMATH DE number 1129499 (Why is no real title available?)
• scientific article; zbMATH DE number 1775516 (Why is no real title available?)
• scientific article; zbMATH DE number 6930343 (Why is no real title available?)
• scientific article; zbMATH DE number 6027974 (Why is no real title available?)
• Evolutionary strategy for learning multiple-valued logic functions

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4380579)