Measuring cache and TLB performance and their effect on benchmark runtimes
DOI10.1109/12.467697zbMATH Open1048.68544OpenAlexW2115283682MaRDI QIDQ4421171FDOQ4421171
Authors: Rafael H. Saavedra, Alan J. Smith
Publication date: 1995
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://semanticscholar.org/paper/d17641ebe78dc79fe5ebb4e901da501e3f99d080
Recommendations
performance evaluationmemory hierarchyexecution time predictionprocessor cachestable lookaside buffers
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99)
Cited In (9)
- Performance evaluation of a decoded instruction cache for variable instruction length computers
- The susceptibility of programs to context switching
- Architecture technique trade-offs using mean memory delay time
- Workload characterization of emerging computer applications
- Title not available (Why is that?)
- Title not available (Why is that?)
- A complexity O(1) priority queue for event driven molecular dynamics simulations
- Title not available (Why is that?)
- An efficient implementation of the robust tabu search heuristic for sparse quadratic assignment problems
This page was built for publication: Measuring cache and TLB performance and their effect on benchmark runtimes
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4421171)