On dependability evaluation of mesh-connected processors
From MaRDI portal
Publication:4421180
DOI10.1109/12.464386zbMATH Open1053.68516OpenAlexW2170970070MaRDI QIDQ4421180FDOQ4421180
Authors: Prasant Mohapatra, Chita R. Das
Publication date: 1995
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/12.464386
Recommendations
- Dependability evaluation of interconnection networks.
- Reliability assessment of networks-on-chip based on analytical models
- scientific article; zbMATH DE number 1863314
- A reliability analysis for various fault-tolerant 2D processor arrays using 1.5-track switches
- Fault tolerance analysis of mesh networks with uniform versus nonuniform node failure probability
Reliability, testing and fault tolerance of networks and computer systems (68M15) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)
Cited In (5)
- Dependability evaluation of interconnection networks.
- Title not available (Why is that?)
- Closed-form solution for reliability of SCI-based multiprocessor systems using Weibull distribution and self-healing rings
- Allocation and mapping based reliability analysis of multistage interconnection networks
- Reliability assessment of networks-on-chip based on analytical models
This page was built for publication: On dependability evaluation of mesh-connected processors
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4421180)