Another Way of Doing RSA Cryptography in Hardware

DOI10.1007/3-540-45325-3_33zbMATH Open1002.68630OpenAlexW1504501810MaRDI QIDQ4550286FDOQ4550286

Authors: Lejla Batina, Geeke Muurling 

Publication date: 12 November 2002

Published in: Cryptography and Coding (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/3-540-45325-3_33

Recommendations

• scientific article; zbMATH DE number 1618065
• A systolic, high speed architecture for an RSA cryptosystem
• A bit-interleaved systolic architecture for a high-speed RSA system
• scientific article; zbMATH DE number 503341
• Publication:4502771

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60) Mathematical problems of computer architecture (68M07)

Cited In (4)

• Montgomery and RNS for RSA hardware implementation
• Toward Acceleration of RSA Using 3D Graphics Hardware
• New authentication encryption scheme based on AES and Three-Prime RPrime RSA
• Phirsa: exploiting the computing power of vector instructions on Intel Xeon Phi for RSA

This page was built for publication: Another Way of Doing RSA Cryptography in Hardware

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4550286)